



Inspiring Excellence

CSE340

Summer 2025

Assignment 4


Name : Abdullah Al Fahad

ID : 21201240

Section : 8

Faculty : PBK

1.



2. ALU control unit takes $Ins[30, 14-12]$ bit cause ~~this~~ these bits indicates func₃ and func₇ [5] bit.

From the opcode 7 bits ALU understand whether the operation is R-type, I-type, Load, store, branch etc. But, with func₃ bits it understand the basic operation like, add, sub, XOR, OR, And etc. for more distinguished between similar operation like and, or, sub it uses func₇ [5] bit.

3) Zero pin of the ALU indicates whether the result is zero or not. It is crucial for branch decisions like BEQ/BNE efficiently. Cause it directly signals between two registers.

4) For single cycle

$$\text{Clock cycle} \Rightarrow (20 + 20 + 40 + 20) = 100s$$

For pipeline,

$$(40s \times 5) \Rightarrow 200s$$

- ∴ Single-cycle ~~to~~ setup will run the instruction faster.

7) A control-hazard happens in pipeline when the CPU doesn't know yet which instruction should run next. Because it is still figuring out the outcome of the branch or jump instruction. Because, In a pipeline instructions are fetched before the result of the current one. For a branch the CPU needs to check the conditions. That decision is usually resolved in the Execution stage but by then, the Instruction fetch stage may have already fetched the wrong instruction.

8) To avoid structural hazard, In a pipeline one stage is fetching an instruction while another stage may need to access data at the same time. If instruction and data share same memory both components need to access at a single stage which

is a structural hazard. That's why
Instruction memory and data memory kept separate.

6) LD $x_5, 10(x_{21})$

ALU Source = ~~10~~ 0


~~Right~~ RegWrite = 1

~~Mem~~ MemRead = 1

MemWrite = 0

Mem to Reg = ~~10~~ 0

5



BNE Datapath

In here, a Not gate implemented after the AND Gate

so when $rs1 \neq rs2$; ~~AND~~ ALU zero pin will give the signal 0 and Branch for branch signal it will give 1 for branching.

0.1 $\Rightarrow$ 0 and not gate will inverse the value into 1; which is a select signal for MUX and in PIN reg 1 is $PC + offset$ in MUX so, It will jump into the label even after $rs1 \neq rs2$ which mean it is working for BNE instruction.